 |
High-performance radio
demultiplexer, processes a wide variety of TDM framing
formats |
|
Input rates as high
as 40 MHz for up to eight rails |
|
Processing includes
symbol-to-bit mapping, differential decoding, frame synchronization,
feedthrough and additive descrambling, justification
processing, one level of standard tributary demultiplexing,
and output bit extraction and smoothing |
|
Four flexible ports
output time-smoothed primary tributaries, wayside channels,
or service channels in both NRZ and line-coded formats |
|
Extra card slot and
I/O built in to accommodate an optional FEC decoder (Model
252F) |
|
High BER tolerant
justification algorithm supports robust demultiplexing
of common signal types |
|
Special N×E1 mode |
|
 |
|
Flexible FPGA-based design
is easily modified for custom applications |
|
FEC decoding
for multiple radios |
|
User-friendly
graphical interface based on XWindows/Motif
provides powerful tool for describing radio formatting
and controlling unit |
|
3.5"H × 19"W × 24"D
rack-mount chassis, 40 lb |
|
100-130V AC,
47-63 Hz, 185V A, 125 watts (Model 252A only) |
|
Controller:
Solaris and SunOS |
|
|
